IJCOPE Journal

UGC Logo DOI / ISO Logo

International Journal of Creative and Open Research in Engineering and Management

A Peer-Reviewed, Open-Access International Journal Supporting Multidisciplinary Research, Digital Publishing Standards, DOI Registration, and Academic Indexing.
Journal Information
ISSN: 3108-1754 (Online)
Crossref DOI: Available
ISO Certification: 9001:2015
Publication Fee: 599/- INR
Compliance: UGC Journal Norms
License: CC BY 4.0
Peer Review: Double Blind
Volume 02, Issue 03

Published on: March 2026 2026

ENERGY-EFFICIENT SEQUENTIAL CIRCUIT DESIGN USING OPTIMIZED CLOCK-GATED JOHNSON COUNTER FOR LOW POWER VLSI APPLICATIONS

Madhu Bala C S Manthra S Dyana Christilda V

Department of Electronics and Communication Engineering R.M.K College of Engineering and Technology Thiruvallurm India
DOI:https://doi.org/10.55041/ijcope.v2i3.131

Article Status

Plagiarism Passed Peer Reviewed Open Access

Available Documents

Download PDF Review Report

Abstract

In modern VLSI design, minimizing power consumption is a critical requirement for battery-operated and portable electronic systems. Conventional sequential circuits, such as Johnson counters, suffer from high dynamic power dissipation due to continuous and redundant clock toggling, even during idle or low-activity states. This project presents an energy-efficient sequential circuit design using an optimized clock-gated Johnson counter to overcome these limitations. The proposed design employs clock-gating techniques to selectively disable the clock signal during inactive periods, thereby reducing unnecessary switching activity without affecting functional performance. The architecture is implemented using Verilog HDL and verified through simulation, synthesis, and power analysis. Functional correctness and power efficiency are further validated through hardware implementation on an ALTERA FPGA CYCLONE – II. Comparative analysis with conventional Johnson counter designs demonstrates significant power savings, making the proposed approach well suited for low-power VLSI applications.

How to Cite this Paper

S, M. B. C., S, M. & V, D. C. (2026). Energy-Efficient Sequential Circuit Design Using Optimized Clock-Gated Johnson Counter for Low Power VLSI Applications. International Journal of Creative and Open Research in Engineering and Management, <i>02</i>(03). https://doi.org/10.55041/ijcope.v2i3.131

S, Madhu, et al.. "Energy-Efficient Sequential Circuit Design Using Optimized Clock-Gated Johnson Counter for Low Power VLSI Applications." International Journal of Creative and Open Research in Engineering and Management, vol. 02, no. 03, 2026, pp. . doi:https://doi.org/10.55041/ijcope.v2i3.131.

S, Madhu,Manthra S, and Dyana V. "Energy-Efficient Sequential Circuit Design Using Optimized Clock-Gated Johnson Counter for Low Power VLSI Applications." International Journal of Creative and Open Research in Engineering and Management 02, no. 03 (2026). https://doi.org/https://doi.org/10.55041/ijcope.v2i3.131.

Search & Index

Google Scholar Crossref DOI ResearchGate

References


  1. sequential circuits,” Microelectronics Journal, Elsevier, vol. 145, pp. 105978, 2024.

  2. M. Rabaey, A. Chandrakasan, and B. Nikolić, Energy-Efficient Digital Integrated Circuits, 3rd ed., IEEE Press, 2023.

  3. Roy, S. Mukhopadhyay, and H. Mahmoodi-Meimand, “Leakage power reduction techniques in nanoscale CMOS VLSI circuits,” Proceedings of the IEEE, vol. 111, no. 6, pp. 789–804, 2023.

  4. Wu and M. Pedram, “Optimized clock gating for power-aware sequential circuit design,” IEEE Transactions on VLSI Systems, vol. 31, no. 8, pp. 1124–1135, 2023.

  5. Wu, J. Wei, and M. Pedram, “Low-power sequential circuit design using adaptive clock gating,” IEEE Design & Test, vol. 40, no. 3, pp. 66–75, 2023.

  6. A. Khan, O. A. Shah, and D. Tiwari, “High-performance and low-power Johnson counter design for VLSI applications,” IEEE Access, vol. 11, pp. 98645–98654, 2023.

  7. Macii, M. Pedram, and F. Somenzi, “Power-aware design methodologies for sequential circuits,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 42, no. 9, pp. 2781–2794, 2023.

  8. Pasricha and M. Shafique, Low-Power Hardware Architectures for Embedded and VLSI Systems, Springer Nature, 2023.

  9. H. E. Weste and D. Harris, CMOS VLSI Design: A Circuits and Systems Perspective, 5th ed., Pearson Education, 2022.

  10. Mehta, ASIC and SoC Design Verification for Low-Power Systems, Springer Nature, 2022.

Ethical Compliance & Review Process

  • •All submissions are screened under plagiarism detection.
  • •Review follows editorial policy.
  • •Authors retain copyright.
  • •Peer Review Type: Double-Blind Peer Review
  • •Published on: Mar 29 2026
CCBYNC

This article is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License. You are free to share and adapt this work for non-commercial purposes with proper attribution.

View License
Back to Volume 02, Issue 03View All Issues Next Article

← Previous Article

Embedded-Based Office Automation with Real-Time Energy Tracking

Next Article →

English – The Common Communicative Language across the Globe
Scroll to Top