IJCOPE Journal

UGC Logo DOI / ISO Logo

International Journal of Creative and Open Research in Engineering and Management

A Peer-Reviewed, Open-Access International Journal Supporting Multidisciplinary Research, Digital Publishing Standards, DOI Registration, and Academic Indexing.
Journal Information
ISSN: 3108-1754 (Online)
Crossref DOI: Available
ISO Certification: 9001:2015
Publication Fee: 599/- INR
Compliance: UGC Journal Norms
License: CC BY 4.0
Peer Review: Double Blind
Volume 02, Issue 6

Published on: June 2026

REVERSE ENGINEERING PROTECTION WITH SECURITY OF INPUT/OUTPUT LOCKING SYSTEM IN MACHINE LEARNING

Dinesh Kumar cholkar Laxmi Singh

Jitendra Ahir

Department of Electronics & Communication Engineering, Rabindranath Tagore University (RNTU), Bhopal

Article Status

Plagiarism Passed Peer Reviewed Open Access

Available Documents

Abstract

The implementation of safety logic for security systems are one of the most important technologies is logic locking System. In this used a XOR gate for security purpose. In this the lock can only opened when the desired key is entered which is given by the XOR in the system. In this paper also used sensitivity based algorithms. This algorithm applies to the attacks model based on the sensitivity of the inputs. By using this get control, execution, and range overheads as takes after to begin with, the maximum frequency of the plan( high frequency). A special kind of nodes called a modified bit stream is loaded into an CW305 Artix  FPGA used for profiling. While this FPGA is working, power usage is measured. These measurements are then used to train a neural network DNN  and an MLP is used. Both models are trained using power traces collected from the profiling FPGA. After training, the attack stage begins. Power traces are gathered from the device being tested and sent to the models that have already been trained. These models try to guess the output of the function that is being used.

Index Term: Logic locking, Power, Security, RE, overheads

How to Cite this Paper

cholkar, D. K. & Singh, L. (2026). Reverse Engineering Protection with Security of Input/output Locking System in Machine Learning. International Journal of Creative and Open Research in Engineering and Management, <i>02</i>(6). https://doi.org/10.55041/ijcope.v2i6.306

cholkar, Dinesh, and Laxmi Singh. "Reverse Engineering Protection with Security of Input/output Locking System in Machine Learning." International Journal of Creative and Open Research in Engineering and Management, vol. 02, no. 6, 2026, pp. . doi:https://doi.org/10.55041/ijcope.v2i6.306.

cholkar, Dinesh, and Laxmi Singh. "Reverse Engineering Protection with Security of Input/output Locking System in Machine Learning." International Journal of Creative and Open Research in Engineering and Management 02, no. 6 (2026). https://doi.org/https://doi.org/10.55041/ijcope.v2i6.306.

Search & Index

References

[1] M. Bellare, V. T. Hoang, S. Keelveedhi, and P. Rogaway, “Efficient garbling from a fixed-key blockcipher,” in 2013 IEEE Symposium on Security and Privacy. IEEE, 2013, pp. 478–492.

[2] V. Kolesnikov, P. Mohassel, and M. Rosulek, “Flexor: Flexible garbling for xor gates that beats free-xor,” in Annual Cryptology Conference. Springer, 2014, pp. 440–457.

[3] S. Zahur, M. Rosulek, and D. Evans, “Two halves make a whole,” in Annual International Conference on the Theory and Applications of Cryptographic Techniques. Springer, 2015, pp. 220–250.

[4] K. Shamsi, M. Li, K. Plaks, S. Fazzari, D. Z. Pan, and Y. Jin, “Ip protection and supply chain security through logic obfuscation: A systematic overview,” ACM Transactions on Design Automation of Electronic Systems (TODAES), vol. 24, no. 6, pp. 1–36, 2019.

[5] J. Rajendran, M. Sam, O. Sinanoglu, and R. Karri, “Security analysis of integrated circuit camouflaging,” in Proceedings of the 2013 ACM SIGSAC Conference on Computer &#38; Communications Security, ser. CCS ’13. New York, NY, USA: ACM, 2013, pp. 709–720. [Online].Available: http://doi.acm.org/10.1145/2508859.2516656

[6] A. Vijayakumar, V. C. Patil, D. E. Holcomb, C. Paar, and S. Kundu,“Physical design obfuscation of hardware: A comprehensive investigation of device and logic-level techniques,” IEEE Transactions on Information Forensics and Security, vol. 12, no. 1, pp. 64–77, 2016.

[7] J. Rajendran, O. Sinanoglu, and R. Karri, “Is split manufacturing secure?” in 2013 Design, Automation Test in Europe Conference Exhibition (DATE), March 2013, pp. 1259–1264.

[8] J. B. Nielsen, P. S. Nordholt, C. Orlandi, and S. S. Burra, “A new approach to practical active-secure two-party computation,” Cryptology ePrint Archive, Report 2011/091, 2011, https://eprint.iacr.org/2011/091.

[9] S. Kamara, P. Mohassel, and B. Riva, “Salus: a system for server-aided secure function evaluation,” in Proceedings of the 2012 ACM conference on Computer and communications security, 2012, pp. 797–808.

[10] T. P. Jakobsen, J. B. Nielsen, and C. Orlandi, “A framework for outsourcing of secure computation,” in Proceedings of the 6th edition of the ACM Workshop on Cloud Computing Security, 2014, pp. 81–92.

Ethical Compliance & Review Process

  • All submissions are screened under plagiarism detection.
  • Review follows editorial policy.
  • Authors retain copyright.
  • Peer Review Type: Double-Blind Peer Review
  • Published on: Jun 24 2026
CCBYNC

This article is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License. You are free to share and adapt this work for non-commercial purposes with proper attribution.

View License
Scroll to Top